100\% Duty Cycle, Low-Noise, Step-Down, PWM DC-DC Converter

General Description
The MAX887 high-efficiency, step-down DC-DC converter provides an adjustable output from 1.25 V to 10.5 V . It accepts inputs from 3.5 V to 11 V and delivers 600 mA . Operation to $100 \%$ duty cycle minimizes dropout voltage ( 300 mV typ at 500 mA ). Synchronous rectification reduces output rectifier losses, resulting in efficiency as high as $95 \%$.
Fixed-frequency pulse-width modulation (PWM) reduces noise in sensitive communications applications. Using a high-frequency internal oscillator allows tiny surface-mount components to reduce PC board area, and eliminates audio-frequency interference. A SYNC input allows synchronization to an external clock to avoid interference with sensitive RF and dataacquisition circuits.
The MAX887 features current-mode operation for superior load/line-transient response. Cycle-by-cycle current limiting protects the internal MOSFET and rectifier. A low-current $(2.5 \mu \mathrm{~A}$ typ $)$ shutdown mode conserves battery life.

Applications
Portable Instruments
Cellular Phones and Radios
Personal Communicators
Distributed Power Systems
Computer Peripherals

Features

- $95 \%$ Efficiency
600mA Output Current
- 600mA Output Current
- Cycle-by-Cycle Current Limiting
- Low-Dropout, 100\% Duty-Cycle Operation, 300 mV at 500 mA
- Internal $0.6 \Omega$ (typ) MOSFET
- Internal Synchronous Rectifier
- High-Frequency Current-Mode PWM
- External SYNC or Internal 300kHz Oscillator
- Guaranteed 260kHz to 340kHz Internal Oscillator Frequency Limits
- $2.5 \mu \mathrm{~A}$ Shutdown Mode

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX887HC/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ |
| MAX887HESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |

Pin Configuration


TOP VIEW


## 100\% Duty Cycle, Low-Noise, Step-Down, PWM DC-DC Converter

## ABSOLUTE MAXIMUM RATINGS

| REF, FB, SYNC, VL to GND | -0.3V to +6V |
| :---: | :---: |
| V+ to GND ..................................................... -0.3V to +12V |  |
| SHDN, LX to GND .................................. -0.3V to (V+ + 0.3V) |  |
| PGND to GND ............................................... 0.3 V to +0.3V |  |
| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |  |
| SO (derate $9.09 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ ab | 471 mW |

Operating Temperature Ranges
MAX887HC/D...................................................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
MAX887HESA .................................................. $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range .......................... $-65^{\circ} \mathrm{C}$ to $+165^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10sec) ............................ $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}+=+7 \mathrm{~V}, \mathrm{PGND}=\mathrm{GND}=0 \mathrm{~V}, \overline{\mathrm{SHDN}}=\mathrm{V}+,\left(\mathrm{T}_{\mathrm{A}}=\mathbf{0}^{\circ} \mathrm{C}\right.\right.$ to $\left.\mathrm{T}_{\mathrm{MAX}}\right)$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Range | V+ |  | 3.5 |  | 11.0 | V |
| Quiescent Supply Current (PWM Mode) | $\mathrm{IV}_{+}$, PWM | lout $=0 \mathrm{~mA}, \mathrm{SYNC}=3.0 \mathrm{~V}$ |  | 2.7 | 4.0 | mA |
| Quiescent Supply Current (PFM Mode) | IV+, PFM | IOUT $=0 \mathrm{~mA}, \mathrm{SYNC}=\mathrm{GND}$ |  | 0.2 | 0.5 | mA |
| Shutdown Supply Current | IV ${ }_{+}$, SHDN | $\overline{\text { SHDN }}=$ GND |  | 2.5 | 5 | $\mu \mathrm{A}$ |
| Output Voltage Range | Vout, RANGE | Circuit of Figure 2 | 1.25 |  | 10.50 | V |
| Load Regulation |  | IOUT $=0 \mathrm{~mA}$ to 500 mA |  | 0.005 |  | \%/mA |
| Line Regulation |  | $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}$ to 11V, PWM mode |  | 0.2 |  | \%/V |
| PWM FB Feedback Threshold | $\mathrm{V}_{\mathrm{FB}}$ | SYNC $=3.0 \mathrm{~V}$, PWM duty cycle $=50 \%$ | 1.225 | 1.250 | 1.275 | V |
| FB Input Current | IFB | $\mathrm{FB}=1.30 \mathrm{~V}$ |  |  | $\pm 0.10$ | $\mu \mathrm{A}$ |
| SYNC Frequency | fSYNC |  | 25 |  | 440 | kHz |
| SYNC Pulse Width High or Low | SYNC, PW |  | 500 |  |  | ns |
| PWM Maximum Duty Cycle | PWM, DUTY | SYNC $=3.0 \mathrm{~V}, \mathrm{FB}=1.18 \mathrm{~V}$ | 100 |  |  | \% |
| PWM Switching Frequency | fosc | SYNC $=3.0 \mathrm{~V}$ | 260 | 300 | 340 | kHz |
| High-Side Current Limit | lim + |  | 0.75 | 1.0 | 1.40 | A |
| LX On-Resistance | RON, LX | $1 \mathrm{LX}= \pm 100 \mathrm{~mA}$ |  | 0.6 |  | $\Omega$ |
| LX Leakage Current | ILXLKG | $\mathrm{V}+=12 \mathrm{~V}, \mathrm{LX}=\mathrm{GND}$ to 12 V | -10 | 1.0 | 10 | $\mu \mathrm{A}$ |
| LX Reverse Leakage Current, Regulator Off | ILXLKGR | $\mathrm{V}+=$ floating, $\mathrm{LX}=5 \mathrm{~V}, \overline{\mathrm{SHDN}}=\mathrm{GND}$ |  | 1.0 | 20 | $\mu \mathrm{A}$ |
| Undervoltage Lockout | $\mathrm{V}_{+}$, UVLO | V+ falling |  | 3.0 | 3.3 | V |
| Startup Voltage | $\mathrm{V}_{+}$, START | V+ rising |  | 3.1 | 3.5 | V |
| SYNC Input High Voltage | $\mathrm{V}_{\text {IH, SYNC }}$ |  | 2.5 |  |  | V |
| SYNC Input Low Voltage | VIL, SYNC |  |  |  | 0.5 | V |
| SYNC Input Current | IIN, SYNC | SYNC = GND or 3V |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| SHDN Input High Voltage | $\mathrm{V}_{\mathrm{IH}, \mathrm{SHDN}}$ |  | 2.4 |  |  | V |
| $\overline{\text { SHDN }}$ Input Low Voltage | VIL, SHDN |  |  |  | 0.8 | V |
| $\overline{\text { SHDN }}$ Input Current, Sinking | IIN-, SHDN | $\overline{\text { SHDN }}=$ GND or $\mathrm{V}_{+}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\overline{\text { SHDN }}$ Input Capacitance | $\mathrm{Cl}_{\text {IN }}$ SHDN | (Note 1) |  |  | 10 | pF |
| VL Output Voltage | VL | $\mathrm{IVL}=0 \mathrm{~mA}$ to 1 mA |  | 3.3 |  | V |
| REF Output Voltage | $\mathrm{V}_{\text {REF }}$ | $0 \mu \mathrm{~A}$ to $30 \mu \mathrm{~A}$ |  | 1.25 |  | V |

Note 1: Guaranteed by design and not production tested.

# 100\% Duty Cycle, Low-Noise, Step-Down, PWM DC-DC Converter 

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}+=+7 \mathrm{~V}, \mathrm{PGND}=\mathrm{GND}=0 \mathrm{~V}, \overline{\mathrm{SHDN}}=\mathrm{V}+,\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Range | V+ |  | 3.5 |  | 11.0 | V |
| Quiescent Supply Current (PWM Mode) | IV+, PWM | IOUT $=0 \mathrm{~mA}, \mathrm{SYNC}=3.0 \mathrm{~V}$ |  | 2.7 | 4.0 | mA |
| Quiescent Supply Current (PFM Mode) | IV+, PFM | IOUT $=0 \mathrm{~mA}, \mathrm{SYNC}=\mathrm{GND}$ |  | 0.2 | 0.6 | mA |
| Shutdown Supply Current | IV ${ }_{+}$, SHDN | $\overline{\text { SHDN }}=$ GND |  | 2.5 | 5 | $\mu \mathrm{A}$ |
| Output Voltage Range | Vout, RANGE | Circuit of Figure 2 | 1.25 |  | 10.50 | V |
| PWM FB Feedback Threshold | $V_{\text {FB }}$ | SYNC $=3.0 \mathrm{~V}$, PWM duty cycle $=50 \%$ | 1.222 | 1.250 | 1.278 | V |
| FB Input Current | IfB | $\mathrm{FB}=1.30 \mathrm{~V}$ |  |  | $\pm 0.10$ | $\mu \mathrm{A}$ |
| PWM Switching Frequency | fosc | SYNC $=3.0 \mathrm{~V}$ | 250 | 300 | 350 | kHz |
| High-Side Current Limit | ILIM + |  | 0.75 | 1.00 | 1.50 | A |
| Undervoltage Lockout | $\mathrm{V}_{+}$, UVLO | V+ falling |  | 3.0 | 3.3 | V |
| Startup Voltage | $\mathrm{V}_{+}$, START | V+ rising |  | 3.1 | 3.5 | V |

Note 2: Specifications from $0^{\circ} \mathrm{C}$ to $-40^{\circ} \mathrm{C}$ are guaranteed by design and not production tested.

Typical Operating Characteristics
(Circuit of Figure 2, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 100\% Duty Cycle, Low-Noise, Step-Down, PWM DC-DC Converter

Typical Operating Characteristics (continued)
(Circuit of Figure 2, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



SWITCHING FREQUENCY vs. TEMPERATURE


MAXIMUM OUTPUT CURRENT vs. SUPPLY VOLTAGE


QUIESCENT CURRENT vs. TEMPERATURE


OUTPUT RIPPLE AND HARM ONICS


4

# 100\% Duty Cycle, Low-Noise, Step-Down, PWM DC-DC Converter 

## Typical Operating Characteristics (continued)

(Circuit of Figure 2, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

HEAVY-LOAD, PWM-MODE SWITCHING WAVEFORMS

$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, LOAD $=500 \mathrm{~mA}$ A: LX, 5V/div
B: VOUT, $20 \mathrm{mV} / \mathrm{div}$, AC COUPLED
C: INDUCTOR CURRENT, $500 \mathrm{~mA} /$ div

LIGHT-LOAD, PWM-MODE SWITCHING WAVEFORMS

$1 \mu \mathrm{~s} / \mathrm{div}$
$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, LOAD $=0 \mathrm{~mA}$
A: LX, 5V/div
B: VOUT, $20 \mathrm{mV} / \mathrm{div}$, AC COUPLED
C: INDUCTOR CURRENT, $500 \mathrm{~mA} /$ div
LIGHT-LOAD, PFM-MODE SWITCHING WAVEFORMS

$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, LOAD $=0 \mathrm{~mA}$
A: LX, 5V/div
B: VOUT, $20 \mathrm{mV} / \mathrm{div}$, AC COUPLED
C: INDUCTOR CURRENT, 200mA/div
MEDIUM-LOAD, PFM-MODE SWITCHING WAVEFORMS

$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, LOAD $=70 \mathrm{~mA}$
A: LX, 5V/div
B: Vout, $20 \mathrm{mV} / \mathrm{div}$, AC COUPLED
C: INDUCTOR CURRENT, $200 \mathrm{~mA} /$ div

## 100\% Duty Cycle, Low-Noise, Step-Down, PWM DC-DC Converter

## Typical Operating Characteristics (continued)

(Circuit of Figure 2, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$,
LOAD $=0 \mathrm{~mA}$ TO 500 mA , PWM MODE
A: LX, 5V/div
B: Vout, $50 \mathrm{mV} /$ div, AC COUPLED
C: LOAD CURRENT, $500 \mathrm{~mA} /$ div

$200 \mu \mathrm{~s} /$ div
$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ TO 11V, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$,
LOAD $=500 \mathrm{~mA}$, PWM MODE
A: $V_{I N}, 5 \mathrm{~V} /$ div
B: $V_{\text {OUt, }} 20 \mathrm{mV} / \mathrm{div}, \mathrm{AC}$ COUPLED

$\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$ TO 11V, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$,
LOAD $=500 \mathrm{~mA}$, PWM MODE
A: $\mathrm{V}_{\mathrm{IN}}, 5 \mathrm{~V} /$ div
B: VOUT, $50 \mathrm{mV} / \mathrm{div}, \mathrm{AC}$ COUPLED
C: LX, 10V/div

# 100\% Duty Cycle, Low-Noise, Step-Down, PWM DC-DC Converter 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | $\overline{\text { SHDN }}$ | Shutdown, Active-Low, Logic-Level Input. Connect $\overline{\text { SHDN }}$ to V+ for normal operation. |
| 2 | FB | Feedback Input. Connect FB to a resistor voltage divider between the output and GND. |
| 3 | REF | Reference Bypass Output. Connect a $0.047 \mu \mathrm{~F}$ capacitor to GND very close to the MAX887, within 0.2 in . ( 5 mm ). |
| 4 | VL | 3.3V Internal Logic Regulator Output. Bypass VL to GND with a $2.2 \mu \mathrm{~F}$ capacitor very close to the MAX887, within 0.2 in . ( 5 mm ). |
| 5 | GND | Ground |
| 6 | SYNC | Oscillator Synchronization and PWM Control Input. SYNC is a logic-level input. Tie SYNC to VL for internal 300 kHz PWM operation at all loads. The oscillator synchronizes to the negative edge of an external clock between 10 kHz and 400 kHz . The MAX887 operates in PWM mode when SYNC is clocked. Tying SYNC to GND allows a reduced supply-current mode at light loads. |
| 7 | LX | Inductor Connection to the drain of an internal P-channel MOSFET |
| 8 | V+ | Supply-Voltage Input. 3.5V min to 11 V max. Bypass $\mathrm{V}+$ to GND with a $0.33 \mu \mathrm{~F}$ and large-value electrolytic capacitor in parallel. These capacitors must be as close to the $\mathrm{V}_{+}$and GND pins as possible. Place the $0.33 \mu \mathrm{~F}$ capacitor within 0.2 in . ( 5 mm ) of the MAX887. |



Figure 1. Simplified Functional Block Diagram

# 100\% Duty Cycle, Low-Noise, Step-Down, PWM DC-DC Converter 

## Detailed Description

The MAX887 is a step-down, pulse-width modulation (PWM) DC-DC converter that provides an adjustable output from 1.25 V to 10.5 V . It accepts inputs from 3.5 V to 11 V and delivers up to 600 mA . An internal MOSFET and synchronous rectifier reduce PC board area while maintaining high efficiency. Cycle-by-cycle current limiting protects the internal MOSFETs and reduces system stress during overload conditions. Operation with up to $100 \%$ duty cycle for an output of 3 V and higher minimizes dropout voltage. Fixed-frequency PWM operation reduces interference in sensitive communications and data-acquisition applications. A SYNC input allows synchronization to an external clock. When enabled, Idle Mode ${ }^{\text {TM }}$ extends battery life under light loads by placing the regulator in low quiescent current $(200 \mu \mathrm{~A}$ typ) pulse-frequency modulation (PFM) operation. Shutdown quiescent current is $2.5 \mu \mathrm{~A}$ typ.

## PWM Control Scheme

The MAX887 uses an oscillator-triggered minimum/ maximum on-time current-mode control scheme. The minimum on-time is approximately 280 ns unless in dropout. The maximum on-time is approximately $4 /$ fosc, allowing operation to $100 \%$ duty cycle. Currentmode feedback provides cycle-by-cycle current limiting for superior load and line response and protection of the internal MOSFET and rectifier.
At each falling edge of the internal oscillator, the SYNC cell sends a PWM ON signal to the control and drive logic, turning on the internal P-channel MOSFET (main switch) (Figures 1 and 2). This allows current to ramp up through the inductor (Figure 2) to the load, and stores energy in a magnetic field. The switch remains on until either the current-limit (ILIM) comparator is tripped, the maximum on-time is reached (not shown),


Figure 2. Typical Operating Circuit
or the PWM comparator signals that the output is in regulation. When the switch turns off, during the second half of each cycle, the inductor's magnetic field collapses, releasing the stored energy and forcing current through the output diode to the output filter capacitor and load. The output filter capacitor stores charge when the inductor current is high and releases it when the inductor current is low, smoothing the voltage across the load.
During normal operation, the MAX887 regulates output voltage by switching at a constant frequency and then modulating the power transferred to the load per pulse using the PWM comparator. A multi-input comparator sums three weighted differential signals (the output voltage with respect to the reference, the main switch current sense, and the slope-compensation ramp) and changes states when a threshold is reached. It modulates output power by adjusting the inductor peak current during the first half of each cycle, based on the output error voltage. The MAX887's loop gain is relatively low to enable the use of a small, low-valued output filter capacitor. The resulting load regulation is $2.5 \%$ typ at 500 mA . Slope compensation is added to account for the inductor current waveform's down slope during the second half of each cycle, and to eliminate the inductor current staircasing characteristic of current-mode controllers at high duty cycles.

## 100\% Duty-Cycle Operation

For the internal oscillator frequency, the fosc/4 maximum on-time exceeds one cycle and permits operation to $100 \%$ duty cycle. As the input voltage drops, the duty cycle increases until the P-channel MOSFET is held on continuously and $100 \%$ duty cycle is reached. Dropout voltage in $100 \%$ duty cycle is the output current multiplied by the on-resistance of the internal switch and inductor around 300 mV (lout $=500 \mathrm{~mA}$ ). In PWM mode, subharmonic oscillation can occur near dropout, but subharmonic voltage ripple is small, since the ripple current is low. When using synchronization to an external oscillator, $100 \%$ duty cycle is available for SYNC frequencies higher than fosc/4.

## Synchronous Rectification

Although an external Schottky diode is used as the primary output rectifier, an N -channel synchronous rectifier turns on to reduce power loss across the diode and improve efficiency. During the second half of each cycle, when the inductor current ramps below the threshold set by the NEGLIM comparator or when the end of the oscillator period is reached, the synchronous rectifier turns off. This keeps excess current from flowing

# 100\% Duty Cycle, Low-Noise, Step-Down, PWM DC-DC Converter 

backward through the inductor, from the output filter capacitor to GND, or through the switch and synchronous rectifier to GND.
During PWM operation, the NEGLIM threshold adjusts to permit small amounts of reverse current to flow from the output during light loads. This allows regulation with a constant switching frequency and eliminates minimum load requirements. The NEGLIM comparator threshold is 0 mA if VFB $<1.25 \mathrm{~V}$, and decreases as VFB exceeds 1.25 V to prevent the output from rising. The NEGLIM threshold in PFM mode is OmA. (See Forced PWM and Idle Mode operation.)

Forced PWM and Idle Mode Operation Connect SYNC to VL for normal forced PWM operation. Forced PWM operation is desirable in sensitive RF and data-acquisition applications, to ensure that switchingnoise harmonics do not interfere with sensitive IF and data-sampling frequencies. A minimum load is not required during forced PWM operation, since the synchronous rectifier passes reverse inductor current as needed to allow constant-frequency operation with no load.
Connecting SYNC to GND enables Idle Mode operation. This proprietary control scheme places the MAX887 in PFM mode at light loads to improve efficiency and reduce quiescent current to $200 \mu \mathrm{~A}$ typ. With Idle Mode enabled, the MAX887 initiates PFM operation when the output current drops below 100 mA . During PFM operation, the MAX887 switches only as needed to service the load, reducing the switching frequency and associated losses in the internal switch and synchronous rectifier, Schottky diode, and external inductor.
During PFM mode, a switching cycle is initiated when the PFM comparator senses that the output voltage has dropped too low. The P-channel MOSFET switch turns on and conducts current to the output filter capacitor and load until the inductor current reaches the PFM peak current limit $(100 \mathrm{~mA})$. Then the switch turns off and the magnetic field in the inductor collapses, forcing current through the output diode to the output filter capacitor and load. The output filter capacitor stores charge when the inductor current is high and releases charge when it is low, smoothing the voltage across the load. Then the MAX887 waits until the PFM comparator senses a low output voltage again. During PFM mode, the synchronous rectifier is disabled and the external Schottky diode is used as an output rectifier.
The PFM current comparator controls both entry into PWM mode and the peak switching current during PFM mode. Consequently, some jitter is normal during tran-
sition from PFM to PWM modes with loads around 100 mA , and has no adverse impact on regulation. Output ripple is higher during PFM operation, and the output filter capacitor should be selected on this basis when PFM mode is used. Output ripple and noise are higher during PFM operation.

## SYNC Input and Frequency Control

The MAX887H comes with an internal oscillator set for a fixed switching frequency of 300 kHz . Connect SYNC to VL for normal forced-PWM operation. Do not leave SYNC floating. Connecting SYNC to GND enables Idle Mode operation to reduce supply current at light loads.
SYNC is a logic-level input useful for operating-mode selection and frequency control. It is a negative edge triggered input that allows synchronization to an external frequency between 25 kHz and 440 kHz . When SYNC is clocked by an external signal, the converter operates in PWM mode. If SYNC is low or high for more than $100 \mu \mathrm{~s}$, the oscillator defaults to 300 kHz . Operating at a lower switching frequency reduces quiescent current, but reduces maximum load current as well (Table 1). For example, at 330 kHz , maximum output current is 600 mA , while at 30 kHz , maximum output current is only 30 mA . Note that $100 \%$ duty cycle will only occur for fsync > fosc/4.

## VL Regulator

The MAX887 uses an internal 3.3V linear regulator for logic power in the IC. This logic supply is brought out using the VL pin for bypassing and compensation with an external $2.2 \mu \mathrm{~F}$ capacitor to GND. Connect this capacitor close to the MAX887, within 0.2 in ( 5 mm ).

## Shutdown

 Connecting $\overline{\text { SHDN }}$ to GND places the MAX887 in a lowcurrent shutdown mode ( $\mathrm{l}_{\mathrm{Q}}=2.5 \mu \mathrm{~A}$ typ at $\mathrm{V}_{+}=7 \mathrm{~V}$ ). In shutdown, the reference, VL regulator, control circuitry, internal switching MOSFET, and the synchronous rectifier turn off and the output falls to 0 V . Connect $\overline{\text { SHDN }}$ to V+ for normal operation.
## Current-Sense Comparators

Several internal current-sense comparators are used inside the MAX887. In PWM operation, the PWM comparator is used for current-mode control. Current-mode control imparts cycle-by-cycle current limiting and provides improved load and line response, allowing tighter specification of the inductor saturation current limit to reduce inductor cost. A second 100 mA current-sense comparator is used across the P-channel switch to control entry into PFM mode. A third current-sense comparator monitors current through the internal N -channel MOSFET to set the NEGLIM threshold and determine

# 100\% Duty Cycle, Low-Noise, Step-Down, PWM DC-DC Converter 

when to turn off this synchronous rectifier. A fourth comparator (ILIM) is used at the P-channel MOSFET switch for overcurrent detection. This protects the system, external components, and internal MOSFETs under overload conditions.

## Design Information

## Output Voltage Selection

To select an output voltage between 1.25 V and 10.5 V , connect FB to a resistor voltage divider between the output and GND (Figure 2). Select feedback resistor R2 in the $5 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$ range, since FB input leakage is $\pm 100 \mathrm{nA}$ max. R1 is then given by:

$$
\mathrm{R} 1=\mathrm{R} 2\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{FB}}}-1\right)
$$

where $\mathrm{V}_{\mathrm{FB}}=1.25 \mathrm{~V}$. A small ceramic capacitor ( C 1 ) around 100 pF to 470 pF should be added in parallel with R1 to compensate for stray capacitance at the FB pin, and output capacitor equivalent series resistance (ESR).

Inductor Selection A 1.3A inductor with the value recommended in Table 1 is sufficient for most applications. However, the exact inductor value is not critical, and values within $50 \%$ of those in Table 1 are acceptable. For best efficiency, the inductor's DC resistance should be less than $0.25 \Omega$. The inductor saturation current rating must exceed the 1A ILIM current limit. Table 2 lists component suppliers.

## Capacitor Selection

Input and output filter capacitors should be chosen to service inductor currents with acceptable voltage ripple. The input filter capacitor also reduces peak currents and noise at the voltage source. See Table 1 for suggested values. The MAX887's loop gain is relatively low, to enable the use of small, low-valued output filter capacitors. Higher values provide improved output rip-

## Table 1. Inductor and Output Filter vs. Sync Frequency

| SYNC <br> RANGE $(\mathbf{k H z})$ | L1 <br> $(\boldsymbol{\mu H})$ | COUT <br> $(\boldsymbol{\mu F})$ |
| :---: | :---: | :---: |
| $300-400$ | 33 | 33 |
| $200-300$ | 47 | 47 |
| $150-200$ | 68 | 68 |
| $100-150$ | 100 | 100 |
| $75-100$ | 150 | 150 |

ple and transient response. Lower oscillator frequencies require a larger-value output capacitor. When Idle Mode is used, verify capacitor selection with light loads during PFM operation, since output ripple is higher under these conditions.

Low-ESR capacitors are recommended. Capacitor ESR is a major contributor to output ripple (usually more than $60 \%$ ). Ordinary aluminum-electrolytic capacitors have high ESR and should be avoided. Low-ESR alu-minum-electrolytic capacitors are acceptable and relatively inexpensive. Low-ESR tantalum capacitors are better and provide a compact solution for spaceconstrained surface-mount designs. Do not exceed the ripple current ratings of tantalum capacitors.
Ceramic capacitors have the lowest ESR overall, and OS-CON capacitors have the lowest ESR of the highvalue electrolytic types. It is generally not necessary to use ceramic and OS-CON capacitors for the MAX887; they need only be considered in very compact, highreliability, or wide-temperature applications, where the expense is justified. When using very-low-ESR capacitors, such as ceramic or OS-CON, check for stability while examining load-transient response, and increase the compensation capacitor C1 if needed. Table 2 lists suppliers for the various components used with the MAX887.

## Table 2. Component Suppliers

| COMPANY |  | PHONE | FAX |
| :---: | :---: | :---: | :---: |
| AVX | USA | $\begin{aligned} & \text { (803) 946-0690 } \\ & \text { (800) 282-4975 } \end{aligned}$ | (803) 626-3123 |
| Coilcraft | USA | (847) 639-6400 | (847) 639-1469 |
| Coiltronics | USA | (561) 241-7876 | (561) 241-9339 |
| Dale | USA | (605) 668-4131 | (605) 665-1627 |
| International Rectifier | USA | (310) 322-3331 | (310) 322-3332 |
| Motorola | USA | (602) 303-5454 | (602) 994-6430 |
| Nichicon | $\begin{aligned} & \hline \text { USA } \\ & \text { Japan } \end{aligned}$ | $\begin{aligned} & \hline(847) 843-7500 \\ & 81-7-5231-8461 \end{aligned}$ | $\begin{aligned} & \hline(847) 843-2798 \\ & 81-7-5256-4158 \end{aligned}$ |
| Nihon | USA Japan | $\begin{aligned} & \text { (805) 867-2555 } \\ & 81-3-3494-7411 \end{aligned}$ | $\begin{aligned} & \text { (805) 867-2698 } \\ & 81-3-3494-7414 \end{aligned}$ |
| Sanyo | USA Japan | $\begin{aligned} & \text { (619) 661-6835 } \\ & 81-7-2070-6306 \end{aligned}$ | $\begin{aligned} & \text { (619) 661-1055 } \\ & 81-7-2070-1174 \end{aligned}$ |
| Siliconix | USA | $\begin{aligned} & \text { (408) 988-8000 } \\ & \text { (800) 554-5565 } \end{aligned}$ | (408) 970-3950 |
| Sprague | USA | (603) 224-1961 | (603) 224-1430 |
| Sumida | $\begin{aligned} & \text { USA } \\ & \text { Japan } \end{aligned}$ | $\begin{aligned} & \text { (847) 956-0666 } \\ & 81-3-3607-5111 \end{aligned}$ | $\begin{aligned} & \text { (847) 956-0702 } \\ & 81-3-3607-5144 \end{aligned}$ |
| United Chemi-Con | USA | (714) 255-9500 | (714) 255-9400 |

# 100\% Duty Cycle, Low-Noise, Step-Down, PWM DC-DC Converter 

Bypass $\mathrm{V}_{+}$to GND using a $0.33 \mu \mathrm{~F}$ capacitor. Also bypass VL to GND with a $2.2 \mu \mathrm{~F}$ capacitor, and VREF to GND using a $0.047 \mu \mathrm{~F}$ capacitor. These capacitors should be placed within 0.2in ( 5 mm ) of their respective pins. A small ceramic capacitor (C1) of around 100pF to 470 pF should be added in parallel with R1 to compensate for stray capacitance at the FB pin and output capacitor ESR.

## Output Diode Selection

A 1A external diode (D1) is required as an output rectifier to pass inductor current during the second half of each cycle. This diode operates in PFM mode and during transition periods while the synchronous rectifier is off. Use a Schottky diode to prevent the slow internal diode of the N -channel MOSFET from turning on.

PC Board Layout and Routing High switching frequencies and large peak currents make PC board layout a very important part of design. Poor design can result in excessive EMI on the feedback paths and voltage gradients in the ground plane, both of which can result in instability or regulation errors. Power components, such as the MAX887, inductor, input filter capacitor, and output filter capacitor should be placed as close together as possible, and their traces kept short, direct, and wide. Connect their ground pins at a common node in a star-ground configuration. Keep the extra copper on the board and integrate into ground as a pseudo-ground plane. The external voltage-feedback network should be very close to the FB pin, within 0.2 in ( 5 mm ). Keep noisy traces, such as from the LX pin, away from the voltagefeedback network, and separate using grounded copper. Place the small bypass capacitors (C1, C3, C5, and C6) within $0.2 \mathrm{in}(5 \mathrm{~mm})$ of their respective pins. The MAX887 evaluation kit manual illustrates an example PC board layout, routing, and pseudo-ground plane.

Chip Information
TRANSISTOR COUNT: 2006
SUBSTRATE CONNECTED TO GND

## 100\% Duty Cycle, Low-Noise, Step-Down, PWM DC-DC Converter


$\qquad$

